

# Program of the 12<sup>th</sup> Prague Embedded Systems Workshop

Thursday, June 27

12:00-13:00	Lunch
13:00-13:20	Opening
13:20-14:20	<b>Keynote</b> - <i>Timo Kasper (Ruhr-University, Bochum, Germany; Kasper&amp;Oswald GmbH.) and Tomáš Přeučil (FIT, CTU in Prague)</i> Colorful like a Chameleon: (In)Security of Wireless Access Control Systems Prediction
14:20-14:35	Coffee break
14:35-15:15	<b>Industrial Talk</b> - <i>Ondřej Holý (STMicroelectronics, Czech Rep.)</i> Progressive methods of driving permanent magnet synchronous motors (PMSM) with advanced algorithms and features
15:15-16:15 (2x 30)	<b>Session 1 – Architecture. Chair: Jiří Vyskočil</b>
	<i>Jan Medek, Ondřej Golasowski and Michal Štěpanovský</i> Single-cycle RISC-V processor microarchitecture design and implementation
	<i>Oliver Haschke, Andreas Steininger and Florian Ferdinand Huemer</i> Can Optimization Principles from Synchronous Adders be applied to Asynchronous (QDI) Ones?
16:15-16:30	Coffee break
16:30-17:30 (2x 30)	<b>Session 2 – Network Security. Chair: Tomáš Čejka</b>
	<i>Lukáš Jančíčka, Josef Koumar, Dominik Soukup and Tomáš Čejka</i> Analysis of Statistical Distribution Changes of Input Features in Network Traffic Classification Domain
	<i>Dominik Soukup, Jaroslav Pešek, Lukáš Hejcman, David Beneš and Tomáš Čejka</i> TCI: A system for distributed network monitoring, troubleshooting and dataset creation
???-18:30	Relax time
18:30-???	Dinner at the hotel restaurant + live music

## Friday, June 28

10:00-11:00	<b>Keynote - Andreas Steininger (Vienna University of Technology, Austria)</b> Asynchronous Circuits – Old Iron or Enabler for a New Resilience Level of Digital Circuits?
11:00-11:15	Coffee break
11:15-12:15 (2x 30)	<b>Session 3 – Security 1. Chair: Vojtěch Miškovský</b>
	<i>Philipp Schwind, Tobias Frauenschläger and Jürgen Mottok</i> Implementation of a Bump-in-the-Wire Security Gateway
	<i>Matúš Olekšák and Vojtěch Miškovský</i> Effect of Compiler Optimization Flags on SipHash algorithm Side-Channel Information Leakage
12:15-12:40	<b>Industrial Talk – Martin Daněk (daiteq, Czech Rep.)</b>
12:40-14:00	Lunch + hanging posters
14:00-15:00	<b>Keynote - Jakub Šťastný (ASICentrum, s.r.o.)</b> Digital simulator: from the RTL to the full chip simulations of a low power SoC ASIC
15:00-15:40	<b>Industrial Talk - Milan Semmler (UJP Praha a.s., Czech Rep.)</b> The Czech Republic and Its Active Contribution to International Semiconductor Strategy Activities
15:40-16:10	<b>Poster session + coffee break</b>
16:10-16:40	<b>Industrial Talk - Marcus Pietzsch (Racyics GmbH., Germany)</b> Designing market ready energy efficient silicon in the first shot
16:40-17:00	Poster session evaluation
17:00-???	Social event - walking tour to Únětice brewery

## Saturday, June 29

10:00-11:00	<b>Keynote</b> - <i>Virendra Singh (Indian Institute of Technology Bombay, Mumbai, India)</i> Security Issues in Cyber Physical Cognitive Systems
11:00-11:15	Coffee break
11:15-12:45 (3x 30)	<b>Session 4 – Security 2. Chair: Stanislav Jeřábek</b>
	<i>Sacha Colucci and Jürgen Mottok</i> Vulnerability Assessment of OPC UA Server Implementations
	<i>Lukas Füreder and Jürgen Mottok</i> Assessment of a MACsec-based Security System for Use in Critical Infrastructure Communication
	<i>Ondřej Staníček, Filip Kodýtek and Róbert Lórencz</i> Counter power leakage for frequency extraction of ring oscillators in ROPUF
12:45-13:00	Closing
13:00-???	Lunch